Abstract-In this paper four fiber-loop-buffer based photonic packet switched architectures are compared. It is done in terms of their packet loss probability and their optical cost under various load conditions for the random t raffic model. The recirculat ing type delay lines are used for the storage of packets to resolve the contention. The architectures use semiconductor optical amp lifiers(SOAs) and tunable wavelength converters(TWCs) in the recircu lating loop buffer. The architectures have advantage of simu ltaneous Read/Write and, wavelength reallocation using TWCs in the recirculat ing loop buffer. Therefore, it improves the switch performance over the architectures using SOAs in the loop buffer. The cost of the various architectures is evaluated by considering FCC (fiber-tochip coupling) and the WSU (wavelength speed up factor) model.
I. Introduction
The photonic packet switching [1] appears to be a strong candidate among all the switching schemes, because of its high speed. The concept of wavelength division mu ltiplexing (W DM) has provided an opportunity to multiply the network capacity. WDM systems allo w the utilization of the h igher bandwidth of the fiber by transmitt ing mu ltip le signals on a single fiber [2] . The contention among the packets is one of the major drawbacks in optical switching. In the network switches when two or more packets have to exp loit the same resources contentions comes in to picture [3] . A solution to this problem is optical buffering [4] . which is implemented using a set of Fiber Delay Lines (FDL) [5 ,6 ,7 ,8 ,9 ,10 ,11 ,12 ,13 ,14] . The FDL delays an incoming packet for a specific amount of time. The delay is proportional to the length of the fiber. The recirculat ingtype delay lines are mo re flexib le because storage time is adjustable by changing the circulating nu mber. The number of fiber delay lines used in any architecture can be reduced by using wavelength conversion. In this paper the cost of different architectures are given using two different models. The arch itectures are co mpared in terms of their optical cost and packet loss probability. This paper is organized as follows: Section 2 gives structure of optical packet switched networks Section 3 describes the related work. Section 4 presents the cost analysis of the optical packet switch architectures . Results and conclusions are given in the final section. 
II. Structure of Optical Packet Switched Networks
The generic layout of the network is shown in Figure  1 . The edge routers acting as an interface between clients and core network lie on the periphery o f the network cloud. Core as well as edge routers are electronic in nature. It is not possible to handle high data rate with these electronic routers hence, possessing speed limitat ions. To overcome this problem aggregate core transport networks as shown in Figure 2 came in to picture. The packet header is processed electronically at a slower rate, while the payload is processed optically at a higher rate [15] . The motivation to build the optical packet switch is when ingress node (edge router) aggregate the large nu mber of packets optically for a very high bit rate payload, as the data is generated by the electronic sources. The switch in the core network will convert the low bit rate header of the packet (attached with a high bit rate payload) in electronic domain and maintains the payload in optical form. Routing of the packet is done as per the information stored in the header. The aggregated packet can be separated optically and passed in to the client network as soon as it reaches the egress node i.e. the edge router at which packet exists the core network. 
III. Related Work
The switch architectures (A1-A 4) are shown in Figure 3 -6 [16] . They consist of N TWCs, one at each input. The TW Cs are tuned in every time slot to appropriate wavelength to place a packet in the loop buffer for avoiding contention. The Architecture A1 (Figure 3) proposed by Bendelli et al. [7] has SOA as gate switches in recirculat ing loop buffer for a specified number of wavelengths. The architecture A2 (Figure 4) proposed by Srivastava et al. [9] contain tunable wavelength convertors (TWCs) inside the buffer, wh ich can resolve contention among the packets in wavelength domain. The architecture A3 was proposed by Choa et al. [12] . In A3 demu x and comb iner used in buffer loop of A1 and A2 are replaced by AWG demu ltiplexer (AWG-1) and AWG mu lt iplexer(AW G-2). Two SOA gates are placed in each branch of the AWGs of the buffer. Figure 6 depicts the architecture proposed in [16] . All the architectures are designed for equal length packets. The packets are assumed to be frame aligned when they arrive at the input of the switch [17] . These architectures use recirculat ing-type delay lines for the storage of packets.
These four architectures can be compared in terms of their functionalities as :
1. Simu ltaneous read/write: The writing of a new packet can take place simultaneously as a packet fro m the buffer is being readout. Architecture A2 and A4 supports simultaneous read-write whereas architecture A1 and A3 does not support simu ltaneous read-write operations(as seen from Figure 3 ).
Wavelength reallocation:
Buffering is used for contention resolution. Storage time can be ad justed by changing the number of circu lations. However there is a limit on the maximu m nu mber of circulat ions [18] . One of the factors responsible for this limit is cross talk. To reduce the noise due to cross talk dynamic wavelength reallocation is used which result in an increase in maximu m buffering time. This wavelength conversion also reduces packet loss probability [19] . To minimize cross talk in DW DM networks TW Cs has been used as buffer gates. This is possible in architectures A2 and A4 only. controlled by the control unit, so the control unit complexity is very high.
4. Nu mber of co mponents: The cost of architectures depends on the number and type of co mponents. The physical loss in the architectures can also be calculated by considering the insertion loss of each device. Nu mber o f co mponents are lowest in architecture A2 and highest for architecture A3.
5. Buffer utilizat ion: Buffering is used for contention resolution. Optical buffer is one of the critical component of optical packet switching. Current optical buffers are mainly based on fiber delay lines which delay the packets rather than to store them.
6. For the architectures A1 and A2 the buffer capacity (B) can be fully utilized, but for the architectures A3 and A4, the buffer capacity is shared by the directly trans mitted and buffered packets. Between the architectures A1 and A2, the latter utilizes the buffer capacity mo re effectively, as for this architecture simultaneous read-write operation is possible that is not possible for the architecture A1.
7. Packet loss probability: Packet loss is the failure of one or more trans mitted packets to arrive at their destination.
Considering the Random Traffic Model, packet loss probability fo r the switch configuration , under various load conditions has been examined using computer simu lation. In Figure 7 packet loss probability versus load on the system is plotted for different buffer architectures for the random traffic model [16] .
Further the architectures can also be compared in terms of their Packet loss probability and cost. In the cost analysis of the architectures two models have been considered namely fiber-to-ch ip coupling (FCC) and wavelength speed-up model (WSU). 
IV. Cost Anal ysis of the Optical Packet S witch Architectures
In this paper four optical packet switch architecture have been discussed. These architectures have their advantages over the other. One of the most important issue is the cost of these architectures . The, cost estimation of the architecture is not straight forward. The first compact model which is helpful in the estimation of the cost of the architectures was proposed by Caenegem [20] . The proposed cost model is based on fiber-to-chip coupling (FCC) wh ich is the number of 
Thus, cost of the TWC which can be tuned to W wavelengths is assumed to be 4 (3 input fiber + 1 output fiber). The optical cost of the various devices in terms of FCC is presented in Table 1 T able 1: Optical cost of the various devices using FCC method
Symbol
Representation Cost As this model assumes fixed cost, this model does not include the wavelength speed-up factor (WSU). To incorporate the effect of wavelength conversion, a heuristic cost model is proposed in [21] where the cost of the TWC's is given by the expression
Here, a is a normalization constant, h is the conversion range. Thus, the cost of the TW C wh ich can be tuned to W wavelengths will be given by,
The model assumes linear trend in cost with respect to the tunable wavelength range. In [22] , a relatively more generalized model have been presented where cost is given as,
Where, a is a normalization constant, h is the conversion range and b is wavelength speed-up characterizat ion parameter wh ich characterizes the cost of the TWC and its values lies between 0.5 to 5. The cost of the TW Cs wh ich can be tuned to wavelengths will be given by,
As per the cost model presented in [22] the maximu m possible value of a is one. Therefore, TW Cs which can tune to one wavelength only will cost unity. The cost model is further modified by considering the concept of LRW C (limited range wavelength converter) and FRW C (fu ll range wavelength converter) and it is concluded that the value of the speed up factor should be in between 0.5 and 1. Further detailing can be found in [23] .
Cost Estimation of the Architectures
In this section, optical cost of various architectures is computed. The total costs of the various architectures are co mputed by counting the cost of the all the devices needed to realize each switch structure. The cost of different architectures is co mputed by breaking the each architecture in three separate units as input, buffer and output where the cost of each unit will be given as C in C loop and C out respectively. The cost of the architecture A1 can be computed as,
The cost of the input unit which consists of TWCs and combiner can be written as,
The cost of the output unit which consists of splitter and tunable filter will be given by,
Similarly, the cost of the buffer unit will be given by,
In the notation, cost of each component is represented
where p shows the component type and q is size/position of the device. In the subsequent cost equations buffer is represented as bu. Similarly, the costs of the architecture A2 can be modeled as, 
The costs of the architecture A3 is given by the expression,
The costs of the architecture A4 can be expressed as,
The optical costs of the different components using FCC methods are tabulated in Table 1 . After applying the cost of the different co mponents the cost of the various architectures will be given by the expressions, 
In the next two sections cost of the architecture are evaluated numerically, by considering N=4 and B=8 using the two models.
Cost of the Architectures using FCC Method
In Figure 8 , the costs of the architectures are evaluated by considering FCC model. The cost of the TWC is assumed to be 4 which is independent of the tunable range of the TWCs. Here the cost of the architecture A3 is highest (127 units). The cost of the architecture A3 and A4 is co mparable to each other similarly the cost of A 1 and A 2 is co mparable to each other. The FCC cost model does not take into account of tunable range of the TW Cs, therefore higher cost of the architecture can be considered as direct measure of the number of co mponents or size of the components to realize the switch architecture. It should be noted that more nu mber of co mponents with larger switch size will add to the cost. 
V. Results and Conclusions
As we have discussed in the section 3 of the paper the complexity of the architecture A4 is highest while for architecture A2 it is lowest. Hence, the architecture A2 has inherent advantage in comparison to other architectures. The another important criterion for the switch performance is the packet loss probability. It is found fro m Figure 7 that the packet loss probability of the architecture A2 is lowest. In all, we are looking for a switch with lesser packet loss probability and comparatively lesser in cost. The cost vs packet loss probability curve for switch architectures using FCC model is shown in Figure 10 . Under the acceptable packet loss probability i.e.≤10 -4 the architectures A1 and A3 are ruled out while the performance of architecture A2 is better in co mparison to other architectures. In case of the WSU model (Figure 11 -Figure13 ) the architectures A1 and A3 do not provide acceptable packet loss probability. However as wavelength speedup characterization parameter (b) increases the cost increases but still the cost of A2 is lesser in comparison to architecture A4. Hence, it can be concluded that the architecture A2 outperform other architectures in terms of functionality, packet loss probability and optical cost. 
